Changeset 2fff3c4 in mainline for kernel/arch/mips32/meson.build
- Timestamp:
- 2019-08-17T12:49:43Z (5 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- c4e5d40
- Parents:
- ecf56f80
- git-author:
- Jiří Zárevúcky <zarevucky.jiri@…> (2019-06-16 13:32:05)
- git-committer:
- Jiří Zárevúcky <zarevucky.jiri@…> (2019-08-17 12:49:43)
- File:
-
- 1 moved
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/mips32/meson.build
recf56f80 r2fff3c4 27 27 # 28 28 29 # TODO: We need to implement DWARF unwinding and get rid of this flag. 30 COMMON_CFLAGS += -fno-omit-frame-pointer -Wl,-z,max-page-size=0x1000 29 kernel_c_args += [ 30 '-msoft-float', 31 '-mno-abicalls', 32 '-G', '0', 33 '-fno-zero-initialized-in-bss', 34 '-mabi=32', 35 ] 31 36 32 # XXX: This architecture requires unoptimized TLS pointer access, 33 # as with the GCC option `-mno-tls-direct-seg-refs`. 34 # The `amd64-helenos` target defaults to this behavior. 37 as_prolog = '.module softfloat;' 35 38 36 LDFLAGS += -Wl,--gc-sections 39 arch_src += files( 40 'src/start.S', 41 'src/context.S', 42 'src/mips32.c', 43 'src/asm.S', 44 'src/exception.c', 45 'src/interrupt.c', 46 'src/cache.c', 47 'src/debugger.c', 48 'src/cpu/cpu.c', 49 'src/debug/stacktrace.c', 50 'src/debug/stacktrace_asm.S', 51 'src/mm/km.c', 52 'src/mm/frame.c', 53 'src/mm/page.c', 54 'src/mm/tlb.c', 55 'src/mm/as.c', 56 'src/fpu_context.c', 57 'src/smc.c', 58 'src/smp/smp.c', 59 'src/machine_func.c', 60 ) 37 61 62 if MACHINE == 'lmalta' or MACHINE == 'bmalta' 63 arch_src += files('src/mach/malta/malta.c') 38 64 65 elif MACHINE == 'msim' 66 arch_src += files( 67 'src/mach/msim/msim.c', 68 'src/mach/msim/dorder.c', 69 ) 70 71 endif 72 73 _check_headers = [ 74 'include/arch/istate_struct.h', 75 'include/arch/context_struct.h', 76 'include/arch/fpu_context_struct.h', 77 ] 78 79 foreach h : _check_headers 80 arch_src += [ autocheck.process(h) ] 81 endforeach
Note:
See TracChangeset
for help on using the changeset viewer.