Changeset f6cf76f in mainline for kernel/arch/mips32/src/mach/malta/malta.c
- Timestamp:
- 2019-04-05T18:30:19Z (5 years ago)
- Branches:
- lfn, master, serial, ticket/834-toolchain-update, topic/msim-upgrade, topic/simplify-dev-export
- Children:
- 29beac8
- Parents:
- f4bb404
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
kernel/arch/mips32/src/mach/malta/malta.c
rf4bb404 rf6cf76f 74 74 { 75 75 uint8_t isa_irq = host2uint32_t_le(pio_read_32(GT64120_PCI0_INTACK)); 76 if (isa_irq == PIC0_SPURIOUS_IRQ || isa_irq == PIC1_SPURIOUS_IRQ) { 77 /* 78 * XXX: Examine ISR to figure out whether this is indeed a 79 * spurious or actual IRQ. 80 */ 81 #ifdef CONFIG_DEBUG 82 log(LF_ARCH, LVL_DEBUG, "cpu%u: PIC spurious interrupt", 83 CPU->id); 84 return; 85 #endif 86 } 76 87 irq_t *irq = irq_dispatch_and_lock(isa_irq); 77 88 if (irq) {
Note:
See TracChangeset
for help on using the changeset viewer.